


**FEATURES**

- Fully compatible with the ISO 11898 standard
- AEC-Q100 qualified
- Thermally protected
- Overcurrent protection function
- Transmit Data (TXD) dominant time-out function
- Very low-current standby mode with remote wake-up Capability via the bus: 5μA typical
- Transceiver in unpowered state disengages from the bus (zero load)
- At least 110 nodes can be connected
- High speed up to 1 MBaud
- Very low Electro Magnetic Emission (EME)
- Provide DFN3\*3-8, small outline, leadless package


**PRODUCT APPEARANCE**


Provide Green and Environmentally  
Friendly Lead-free package

**DESCRIPTION**

The SIT1040Q is the interface between the Controller Area Network (CAN) protocol controller and the physical bus. It is primarily intended for high-speed applications, up to 1 MBaud, in passenger cars. The device provides differential transmit capability to the bus and differential receive capability to the CAN controller.

| PARAMETER                         | SYMBOL      | CONDITION               | MIN. | MAX. | UNIT  |
|-----------------------------------|-------------|-------------------------|------|------|-------|
| Supply voltage                    | $V_{cc}$    |                         | 4.75 | 5.25 | V     |
| Maximum transmission rate         | $1/t_{bit}$ | Non-return to zero code | 1    |      | Mbaud |
| CANH/CANL input or output voltage | $V_{can}$   |                         | -40  | +40  | V     |
| Bus differential voltage          | $V_{diff}$  |                         | 1.5  | 3.0  | V     |
| Virtual junction temperature      | $T_j$       |                         | -40  | 125  | °C    |
| ESD capability                    | $V_{esd}$   | HBM                     | ±8   |      | kV    |

**PIN CONFIGURATION**

**PIN DESCRIPTION**


| PIN | SYMBOL | DESCRIPTION  |
|-----|--------|--|
| 1   | TXD    | transmit data input                                    |
| 2   | GND    | ground supply  |
| 3   | VCC    | supply voltage   |
| 4   | RXD    | receive data output; reads out data from the bus lines |
| 5   | SPLIT  | common-mode stabilization output                       |
| 6   | CANL   | LOW-level CAN bus line                                 |
| 7   | CANH   | HIGH-level CAN bus line                                |
| 8   | STB    | standby mode control input                             |

Note: For DFN3\*3-8 package, the back pad is connected to the GND pin of the chip. For better heat dissipation, you can connect the pad on the back to the corresponding “ground” of the PCB board.

**LIMITING VALUES**

| PARAMETER   | SYMBOL            | VALUE              | UNIT |
|---|-------------------|--------------------|------|
| Supply voltage  | $V_{CC}$          | -0.3~+6            | V    |
| DC voltage on TXD/RXD/STB pins                        | TXD, RXD, STB     | -0.3~ $V_{CC}+0.3$ | V    |
| Voltage range at any bus terminal (CANH, CANL, SPLIT) | CANL, CANH, SPLIT | -40~40             | V    |
| Storage temperature                                   | $T_{stg}$         | -55~150            | °C   |
| Virtual junction temperature                          | $T_j$             | -40~125            | °C   |
| Welding temperature range                             |                   | 300                | °C   |

The maximum limit parameters mean that exceeding these values may cause irreversible damage to the device. Under these conditions, it is not conducive to the normal operation of the device. The continuous operation of the device at the maximum allowable rating may affect the reliability of the device. The reference point for all voltages is ground.



SIT1040Q internal block diagram

**DRIVER ELECTRICAL CHARACTERISTICS**

| PARAMETER                                 | SYMBOL          | CONDITION   | MIN.               | TYP. | MAX.               | UNIT |
|---|-----------------|---|--------------------|------|--------------------|------|
| CANH dominant output voltage              | $V_{OH(D)}$     | VI=0V, STB=0V,<br>RL=60Ω,<br><a href="#">Fig.1, Fig.2</a> | 2.75               | 3.5  | 4.5                | V    |
| CANL dominant output voltage              | $V_{OL(D)}$     |   | 0.5                | 1.5  | 2.25               | V    |
| Bus recessive output voltage              | $V_{O(R)}$      | VI=3V, STB=0V,<br>RL=60Ω,<br><a href="#">Fig.1, Fig.2</a> | 2                  | 2.5  | 3                  | V    |
| Bus dominant differential output voltage  | $V_{OD(D)}$     | VI=0V, STB=0V,<br>RL=60Ω,<br><a href="#">Fig.1, Fig.2</a> | 1.5                |      | 3                  | V    |
| Bus recessive differential output voltage | $V_{OD(R)}$     | VI=3V, STB=0V,<br><a href="#">Fig.1, Fig.2</a>            | -0.012             |      | 0.012              | V    |
|   |                 | VI=3V, STB=0V,<br>NO LOAD                                 | -0.5               |      | 0.05               | V    |
| Transmitter voltage symmetry              | $V_{TXsym}$     | $V_{TXsym} = CANH + CANL$                                 | 0.9V <sub>CC</sub> |      | 1.1V <sub>CC</sub> | V    |
| Common-mode output voltage                | $V_{OC}$        | STB=0V, <a href="#">Fig.8</a>                             | 2                  | 2.5  | 3                  | V    |
| Peak-to-peak Common-mode output voltage   | $\Delta V_{OC}$ |   |                    | 30   |                    | mV   |
| Short-circuit output current              | $I_{OS}$        | CANH=-12V,<br>CANL=open,<br><a href="#">Fig.11</a>        | -105               | -40  |                    | mA   |
|   |                 | CANH=12V,<br>CANL=open,<br><a href="#">Fig.11</a>         |                    | 0.36 | 1                  | mA   |
|   |                 | CANL=-12V,<br>CANH=open,<br><a href="#">Fig.11</a>        | -1                 | 0.5  |                    | mA   |
|   |                 | CANL=12V,<br>CANH=open,<br><a href="#">Fig.11</a>         |                    | 71   | 105                | mA   |
| Recessive output current                  | $I_{O(R)}$      | -27V<CANH<32V<br>0<V <sub>CC</sub> <5.25V                 | -2.0               |      | 2.5                | mA   |

(V<sub>CC</sub>=5V±5% and Temp=T<sub>MIN</sub>~T<sub>MAX</sub>, unless specified otherwise; typical in V<sub>CC</sub>=+5V and Temp=25°C).

**DRIVER SWITCHING CHARACTERISTICS**

| PARAMETER  | SYMBOL           | CONDITION                     | MIN. | TYP. | MAX. | UNIT |
|--|------------------|-------------------------------|------|------|------|------|
| Propagation delay time, low-to-high-level output | t <sub>PLH</sub> | STB=0V, <a href="#">Fig.4</a> | 25   | 90   | 150  | ns   |
| Propagation delay time, low-to-high-level output | t <sub>PHL</sub> |                               | 20   | 45   | 90   | ns   |
| Differential output signal rise time             | t <sub>r</sub>   |                               |      | 25   |      | ns   |
| Differential output signal fall time             | t <sub>r</sub>   |                               |      | 50   |      | ns   |
| Enable time from standby mode to dominant        | t <sub>EN</sub>  | <a href="#">Fig.7</a>         |      |      | 10   | μs   |
| Bus dominant time-out time                       | t <sub>dom</sub> | <a href="#">Fig.10</a>        | 300  | 450  | 700  | μs   |
| Bus wake-up filter time                          | t <sub>BUS</sub> |                               | 0.7  |      | 5    | μs   |

(V<sub>CC</sub>=5V±5% and Temp=T<sub>MIN</sub>~T<sub>MAX</sub>, unless specified otherwise; typical in V<sub>CC</sub>=+5V and Temp=25°C).

**RECEIVER ELECTRICAL CHARACTERISTICS**

| PARAMETER   | SYMBOL             | CONDITION                                   | MIN. | TYP. | MAX. | UNIT |
|---|--------------------|---|------|------|------|------|
| Positive-going input threshold voltage                    | V <sub>IT+</sub>   | STB=0V, <a href="#">Fig.5</a>               |      | 750  | 900  | mV   |
| Negative-going input threshold voltage                    | V <sub>IT-</sub>   |   | 500  | 650  |      | mV   |
| Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> ) | V <sub>HYS</sub>   |   | 80   | 100  |      | mV   |
| High-level output voltage                                 | V <sub>OH</sub>    | I <sub>O</sub> =-2mA, <a href="#">Fig.6</a> | 4    | 4.6  |      | V    |
| Low-level output voltage                                  | V <sub>OL</sub>    | I <sub>O</sub> =2mA, <a href="#">Fig.6</a>  |      | 0.2  | 0.4  | V    |
| Power-off bus input current                               | I <sub>(OFF)</sub> | CANH or CANL=5V,<br>Other pin=0V            |      |      | 5    | μA   |
| Input capacitance to ground, (CANH or CANL)               | C <sub>I</sub>     |   |      | 13   |      | pF   |
| Differential input capacitance                            | C <sub>ID</sub>    |   |      | 5    |      | pF   |
| Input resistance, (CANH or CANL)                          | R <sub>IN</sub>    | TXD=3V, STB=0V                              | 15   | 30   | 40   | kΩ   |

| PARAMETER                        | SYMBOL                         | CONDITION | MIN. | TYP. | MAX. | UNIT |
|----------------------------------|--------------------------------|-----------|------|------|------|------|
| Differential input resistance    | R <sub>ID</sub>                |           | 30   |      | 80   | kΩ   |
| Input resistance matching        | R <sub>I<sub>match</sub></sub> | CANH=CANL | -3%  |      | 3%   |      |
| The range of common-mode voltage | V <sub>COM</sub>               |           | -12  |      | 12   | V    |

(V<sub>CC</sub>=5V±5% and Temp=T<sub>MIN</sub>~T<sub>MAX</sub>, unless specified otherwise; typical in V<sub>CC</sub>=+5V and Temp=25°C).

## RECEIVER SWITCHING CHARACTERISTICS

| PARAMETER  | SYMBOL           | CONDITION  | MIN. | TYP. | MAX. | UNIT |
|--|------------------|--|------|------|------|------|
| Propagation delay time, low-to-high-level output | t <sub>PLH</sub> | STB=0V or V <sub>CC</sub> ,<br><a href="#">Fig.6</a> | 60   | 100  | 140  | ns   |
| Propagation delay time, low-to-high-level output | t <sub>PHL</sub> |  | 45   | 70   | 100  | ns   |
| RXD signal rise time                             | t <sub>r</sub>   |  |      | 8    |      | ns   |
| RXD signal fall time                             | t <sub>f</sub>   |  |      | 8    |      | ns   |

(V<sub>CC</sub>=5V±5% and Temp=T<sub>MIN</sub>~T<sub>MAX</sub>, unless specified otherwise; typical in V<sub>CC</sub>=+5V and Temp=25°C).

## DEVICE SWITCHING CHARACTERISTICS

| PARAMETER  | SYMBOL             | CONDITION                     | MIN. | TYP. | MAX. | UNIT |
|--|--------------------|-------------------------------|------|------|------|------|
| Loop delay1, driver input to receiver output, Recessive to Dominant  | t <sub>LOOP1</sub> | STB=0V, <a href="#">Fig.9</a> | 90   |      | 190  | ns   |
| Loop delay 2, driver input to receiver output, Dominant to Recessive | t <sub>LOOP2</sub> |                               | 90   |      | 190  | ns   |

(V<sub>CC</sub>=5V±5% and Temp=T<sub>MIN</sub>~T<sub>MAX</sub>, unless specified otherwise; typical in V<sub>CC</sub>=+5V and Temp=25°C).

## OVER TEMPERATURE PROTECTION

| PARAMETER                     | SYMBOL             | CONDITION | MIN. | TYP. | MAX. | UNIT |
|-------------------------------|--------------------|-----------|------|------|------|------|
| Shutdown junction temperature | T <sub>j(sd)</sub> |           |      | 160  |      | °C   |

**TXD PIN CHARACTERISTICS**

| PARAMETER                             | SYMBOL        | CONDITION           | MIN. | TYP. | MAX.         | UNIT    |
|---------------------------------------|---------------|---------------------|------|------|--------------|---------|
| HIGH-level input current              | $I_{IH}(TXD)$ | $V_I=V_{CC}$        | -2   |      | 2            | $\mu A$ |
| LOW-level input current               | $I_{IL}(TXD)$ | $V_I=0$             | -50  |      | -10          | $\mu A$ |
| When $V_{CC}=0V$ , current on TXD pin | $I_{o(off)}$  | $V_{CC}=0V, TXD=5V$ |      |      | 1            | $\mu A$ |
| HIGH-level input voltage              | $V_{IH}$      |                     | 2    |      | $V_{CC}+0.3$ | V       |
| LOW-level input voltage               | $V_{IL}$      |                     | -0.3 |      | 0.8          | V       |
| Open voltage on TXD pin               | $TXD_o$       |                     | H    |      |              | logic   |

( $V_{CC}=5V\pm 5\%$  and  $Temp=T_{MIN}\sim T_{MAX}$ , unless specified otherwise; typical in  $V_{CC}=+5V$  and  $Temp=25^{\circ}C$ ).

**STB PIN CHARACTERISTICS**

| PARAMETER                | SYMBOL   | CONDITION    | MIN. | TYP. | MAX.         | UNIT    |
|--------------------------|----------|--------------|------|------|--------------|---------|
| HIGH-level input voltage | $V_{IH}$ |              | 2.0  |      | $V_{CC}+0.3$ | V       |
| LOW-level input voltage  | $V_{IL}$ |              | -0.3 |      | 0.8          | V       |
| HIGH-level input current | $I_{IH}$ | $V_S=V_{CC}$ |      | 0    |              | $\mu A$ |
| LOW-level input current  | $I_{IL}$ | $V_S=0V$     | -1   | -3   | -10          | $\mu A$ |

**COMMON-MODE STABILIZATION OUTPUT**

| PARAMETER                                | SYMBOL       | CONDITION                    | MIN.        | TYP. | MAX.        | UNIT    |
|--|--------------|------------------------------|-------------|------|-------------|---------|
| Common-mode stabilization output voltage | $V_o$        | $-500\mu A < I_o < 500\mu A$ | $0.3V_{CC}$ |      | $0.7V_{CC}$ | V       |
| Leakage current                          | $I_{O(stb)}$ | STB=2,<br>$12V < V_o < 12V$  | -5          |      | 5           | $\mu A$ |

( $V_{CC}=5V\pm 5\%$  and  $Temp=T_{MIN}\sim T_{MAX}$ , unless specified otherwise; typical in  $V_{CC}=+5V$  and  $Temp=25^{\circ}C$ ).

**SUPPLY CURRENT**

| PARAMETER | SYMBOL   | CONDITION                              | MIN. | TYP. | MAX. | UNIT    |
|-----------|----------|--|------|------|------|---------|
| Standby   | $I_{CC}$ | STB= $V_{CC}$ , $V_I=V_{CC}$           |      | 5    | 12   | $\mu A$ |
| Dominant  |          | $V_I=0V$ , STB=0V,<br>LOAD=60 $\Omega$ |      | 38   | 70   | mA      |

| PARAMETER | SYMBOL | CONDITION                            | MIN. | TYP. | MAX. | UNIT |
|-----------|--------|--------------------------------------|------|------|------|------|
| Recessive |        | $V_I=V_{CC}$ , $STB=0V$ ,<br>NO LOAD |      | 3.6  | 10   | mA   |

( $V_{CC}=5V\pm 5\%$  and  $Temp=T_{MIN}\sim T_{MAX}$ , unless specified otherwise; typical in  $V_{CC}=+5V$  and  $Temp=25^{\circ}C$ ).

## FUNCTION TABLE

**Table1.CAN TRANSCEIVER TRUTH TABLE**

| $V_{CC}$            | TXD <sup>(1)</sup> | STB <sup>(1)</sup> | CANH <sup>(1)</sup>      | CANL <sup>(1)</sup>      | BUS STATE | RXD <sup>(1)</sup> |
|---------------------|--------------------|--------------------|--------------------------|--------------------------|-----------|--------------------|
| 4.5V~5.5V           | L                  | L                  | H                        | L                        | Dominate  | L                  |
| 4.5V~5.5V           | H or Open          | L                  | $0.5V_{CC}$              | $0.5V_{CC}$              | Recessive | H                  |
| 4.5V~5.5V           | X                  | H or Open          | GND                      | GND                      | Recessive | H                  |
| $0 < V_{CC} < 4.5V$ | X                  | X                  | $0V < V_{CANH} < V_{CC}$ | $0V < V_{CANL} < V_{CC}$ | Recessive | X                  |




(1) H=high level; L=low level; X=irrelevant.




**Table 2. RECEIVER FUNCTION TABLE**

| $V_{ID}=CANH-CANL$    | RXD <sup>(1)</sup> | BUS STATE <sup>(1)</sup> |
|-----------------------|--------------------|--------------------------|
| $V_{ID}\geq 0.9V$     | L                  | Dominate                 |
| $0.5 < V_{ID} < 0.9V$ | ?                  | ?                        |
| $V_{ID}\leq 0.5V$     | H                  | Recessive                |
| Open                  | H                  | Recessive                |


(1) H=high-level; L=low-level; ?=uncertain.




**TEST CIRCUIT**

**Fig.1 Driver Voltage, Current, and Test Definition**

**Fig.2 Bus Logic State Voltage Definition**

**Fig.3 Driver VOD Test Circuit**


**Fig.4 Driver Test Circuit and Waveform**

**Fig.5 Receiver Voltage and Current Definition**



- A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_O = 50 \Omega$ .
- B.  $C_L$  includes instrumentation and fixture capacitance within ±20%.

**Fig.6 Receiver Test Circuit and Waveform**

**Fig.7  $t_{EN}$  Test Circuit and Waveform**




A. All VI input pulses are from 0 V to VCC and supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 6$  ns.  
Pulse Repetition Rate (PRR) = 125 kHz, 50% duty cycle.


**Fig.8 Peak-to-Peak Common Mode Output Voltage Test and Waveform**



**Fig.9  $t_{(LOOP)}$  Test Circuit and Waveform**



**Fig.10 Dominant Time-Out Test Circuit and Waveform**



**Fig.11 Driver Short-Circuit Current Test Circuit and Waveform**

## ADDITIONAL DESCRIPTION

### 1 Sketch

The SIT1040Q is the interface between the Controller Area Network (CAN) protocol controller and the physical bus, and can be applied to the fields of trucks, buses, cars, industrial control etc. It is primarily intended for high-speed applications, up to 1 MBaud, in passenger cars. The device provides differential transmit capability to the bus and differential receive capability to the CAN controller, and fully compatible with the ISO 11898 standard.

### 2 Current protection

A current-limiting circuit protects the transmitter output stage from damage caused by accidental short-circuit to either positive or negative supply voltage, although power dissipation increases during this fault condition.

### 3 Fail-safe features

Pin TXD provides a pull-up towards VCC in order to force a recessive level in case pin TXD is unsupplied.

Pin STB provides a pull-up towards VCC in order to force the transceiver into standby mode in case pin STB is unsupplied.

In the event that the VCC is lost, pins TXD, STB and RXD will become floating to prevent reverse supplying conditions via these pins.

### 4 Over temperature protection

The output drivers are protected against over-temperature conditions. If the virtual junction temperature exceeds the shutdown junction temperature  $T_{j(sd)}$ , the output drivers will be disabled until the virtual junction temperature becomes lower than  $T_{j(sd)}$  and TXD becomes recessive again.

By including the TXD condition, the occurrence of output driver oscillation due to temperature drifts is avoided.

### 5 TXD dominant time-out function

A “TXD dominant time-out” timer circuit prevents the bus lines from being driven to a permanent dominant state (blocking all network communication) if pin TXD is forced permanently LOW by a hardware and/or software application failure. The timer is triggered by a negative edge on pin TXD.

If the duration of the LOW level on pin TXD exceeds the internal timer value ( $t_{dom}$ ), the transmitter is disabled, driving the bus lines into a recessive state. The timer is reset by a positive edge on pin TXD.

### 6 Operating modes

The SIT1040Q provides two modes of operation which are selectable via pin STB:




High-speed mode and standby mode.

High-speed mode is normal working mode, by connecting STB to ground to set the SIT1040Q to high-speed mode. In this mode the transceiver is able to transmit and receive data via the bus lines CANH and CANL. The differential receiver converts the analog data on the bus lines into digital data which is output to pin RXD via the multiplexer (MUX).


If a logic-high or open is applied to STB, the SIT1040Q enters a low-current standby mode. In this mode the transmitter and receiver are switched off, and the low-power differential receiver will monitor the bus lines. A HIGH level on pin STB activates this low-power receiver and the wake-up filter, and after  $t_{BUS}$  the state of the CAN bus is reflected on pin RXD.

**SOP8 DIMENSIONS**
**PACKAGE SIZE**

| SYMBOL   | MIN./mm | TYP./mm | MAX./mm |
|----------|---------|---------|---------|
| A        | 1.40    | -       | 1.80    |
| A1       | 0.10    | -       | 0.25    |
| A2       | 1.30    | 1.40    | 1.50    |
| A3       | 0.60    | 0.65    | 0.70    |
| b        | 0.38    | -       | 0.51    |
| D        | 4.80    | 4.90    | 5.00    |
| E        | 5.80    | 6.00    | 6.20    |
| E1       | 3.80    | 3.90    | 4.00    |
| e        | 1.27BSC |         |         |
| h        | 0.25    | -       | 0.50    |
| L        | 0.40    | 0.60    | 0.80    |
| L1       | 1.05REF |         |         |
| c        | 0.20    | -       | 0.25    |
| $\theta$ | 0°      | -       | 8°      |






LAND PATTERN EXAMPLE (Unit: mm)





**DFN3\*3-8 DIMENSIONS**
**PACKAGE SIZE**

| SYMBOL | MIN/mm    | TYP /mm | MAX/mm |
|--------|-----------|---------|--------|
| A      | 0.70      | 0.75    | 0.80   |
| A1     | 0         | 0.02    | 0.05   |
| c      | 0.203 REF |         |        |
| D      | 2.90      | 3.00    | 3.10   |
| E      | 2.90      | 3.00    | 3.10   |
| D2     | 2.05      | 2.15    | 2.25   |
| Nd     | 1.95BSC   |         |        |
| E2     | 1.10      | 1.20    | 1.30   |
| b      | 0.25      | 0.30    | 0.35   |
| e      | 0.65 TYP  |         |        |
| k      | 0.50REF   |         |        |
| L      | 0.35      | 0.4     | 0.45   |
| h      | 0.20      | 0.25    | 0.30   |




LAND PATTERN EXAMPLE (Unit: mm)



**TAPE AND REEL INFORMATION**


|    |   |
|----|---|
| A0 | Dimension designed to accommodate the component width     |
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |




| Package Type | Reel Diameter A (mm) | Reel Width W1 (mm) | A0 (mm)  | B0 (mm)   | K0 (mm)  | P1 (mm)  | W (mm)    |
|--------------|----------------------|--------------------|----------|-----------|----------|----------|-----------|
| SOP8         | 330±1                | 12.4               | 6.60±0.1 | 5.30±0.10 | 1.90±0.1 | 8.00±0.1 | 12.00±0.1 |
| DFN3*3-8     | 329±1                | 12.4               | 3.30±0.1 | 3.30±0.1  | 1.10±0.1 | 8.00±0.1 | 12.00±0.3 |

**ORDERING INFORMATION**

| TYPE NUMBER | PACKAGE                            | PACKING       |
|-------------|------------------------------------|---------------|
| SIT1040QT   | SOP8                               | Tape and reel |
| SIT1040QTK  | DFN3*3-8,<br>small shape, no leads | Tape and reel |

SOP8 is packed with 2500 pieces/disc in braided packaging. Leadless DFN3\*3-8 is packed with 6000 pieces/disc in braided packaging.

**REFLOW SOLDERING**


| Parameter  | Lead-free soldering conditions |
|--|--------------------------------|
| Ave ramp up rate ( $T_L$ to $T_P$ )  | 3 °C/second max                |
| Preheat time $t_s$<br>( $T_{smin}=150^\circ\text{C}$ to $T_{smax}=200^\circ\text{C}$ ) | 60-120 seconds                 |
| Melting time $t_L$ ( $T_L=217^\circ\text{C}$ )   | 60-150 seconds                 |
| Peak temp $T_P$  | 260-265 °C                     |
| 5°C below peak temperature $t_p$   | 30 seconds                     |
| Ave cooling rate ( $T_P$ to $T_L$ )  | 6 °C/second max                |
| Normal temperature 25°C to peak temperature $T_P$ time                                 | 8 minutes max                  |

**Important statement**

SIT reserves the right to change the above-mentioned information without prior notice.



**REVISION HISTORY**

| Version number | Data sheet status  | Revision date |
|----------------|--|---------------|
| V1.0           | Initial version.   | June 2021     |
| V1.1           | Deleted CANH, CANL transient voltage parameters;<br>Modified drive propagation delay;<br>Modified CANH, CANL differential input capacitance;<br>Modified CANH, CANL differential input resistance;<br>Added STB pin characteristics;<br>Modified SOP8 package size;<br>Modified DFN3*3-8 package size. | February 2022 |
| V1.2           | Modified the range of CANH output voltage (dominant) and CANL output voltage (dominant);<br>Added chip pad information;<br>Added tape information;<br>Added reflow information;<br>Added revision history.   | July 2022     |
| V1.3           | Updated SOP8 dimensions diagram;<br>Updated DFN3*3-8 dimensions diagram.   | November 2022 |